Recon gurable hardware elements, such as FPGAs and FPAAs, have traditionally been used as glue logic or for the acceleration of speci c mathematical functions, such a s i n teger arithmetic. Their application in the area of biologically-inspired hardware has recently been investigated with varying degrees of success.
Introduction

Genetics and Evolvable Hardware
Genetic Algorithms were rst explored by John Holland 2] he showed how it is possible to evolve a s e t of binary strings which described some system to which a measure of tness is applied. The analogy to biological evolution is that the binary strings are analogous to the DNA sequence (the genotype) carried by all living things, the phenotype (the body) is built through a process known as embryological development, which is a sequence of chemical interactions within each c e l l w h i c h distinguishes various cells and describes their action. The body is then subject to the environment where its tness for reproduction is assessed more t individuals have a higher rate of reproduction. This means that genes within the DNA that code for speci c 'good' traits (traits which describe better reproduction abilities) will have a higher probability of existing in future populations.
In arti cial evolution a binary string describes the system. This system is either described directly or is described through some form of embryological development. The system is then assessed within the environment to nd its tness relative to the other individuals. This measure can then used to weight the probability of reproduction so that through many generations, good genes survive and bad genes die out.
Genetic Programming (GP) is a simple extension to the Genetic Algorithm, introduced by John Koza 6] . Instead of describing the system using a simple binary string, a tree structure of functions is used. This structure creates a system with inputs at the end of each branch and a simple output at the top.
A further extension to the domain of evolutionary techniques came after the creation of Field Programmable Gate Array (FPGA) 4] devices and Programmable Logic Devices (PLD), since these can be programmed using a binary string or by coding a binary logic tree. The electronic circuits can then be evaluated either electronically, to compare their outputs with the required output (intrinsic EHW), or in simulation (extrinsic EHW) to create some measure of the tness 13].
This has promoted much research o n EHW eg. 9, 11, 12, 7, 5, 3] showing not only the successful evolution of electronic circuits, but also some desirable features, such as fault tolerance 10].
Fault Tolerance
Fault tolerance is a technique used in the design and implementation of dependable computing systems. With the increase in complexity of systems complete fault coverage at the testing phase of the design Supported by the Engineering and Physical Sciences Research Council cycle is very di cult to achieve, if not impossible. In addition, environmental e ects such as Radio Frequency (RF) and ElectroMagnetic (EM) interference and misuse by users means that faults will occur in systems. These faults will cause errors and if left untreated, could cause system failure. The role of fault tolerance is to deal with errors, caused by faults, before they lead to failure.
Traditionally, fault tolerance has been added explicitly to system designs by including redundant hardware and/or software which will "take o ver" when an error has been detected. A n o vel alternative approach w ould be to design the system in such a w ay that the redundancy was incorporated implicitly into the hardware and/or software. This implicit redundancy would make the system response invariant to faults within it.
2 Real-Time Adaptation Two methods of evolved fault tolerance have been identi ed:
Adapting fault tolerance is where the evolutionary system designs the EHW around faults as they are encountered in the system.
Evolved fault tolerance is due to the inherent fault tolerance implied through the use of evolutionary strategies. These two methods will be described separately:
Adapting Fault Tolerance
Faults can be viewed in a system similar to changes in the environment for evolving biological entities. The individuals compete in the new environment to produce a species which is capable of living and reproducing with the new changes. This method of adapting to faults requires a change in the way most evolutionists view evolutionary algorithms.
In general the Genetic Algorithm/Program (GA/GP) is viewed as an optimizing strategy, where the algorithm is halted when some maximal/average tness is reached. For this method of fault tolerance the algorithm should be viewed as a continuous real-time adaptation system, constantly adapting to changes in the environment, these can come from a number of sources:
1. Hardware failures leading to faults. 2. Requirements/speci cation changes to better suit the user. 3. Input/Output format changes to better suit the user. 4. Environment c hanges (e.g. temperature changes, Electromagnetic interference) When such a change occurs, the tness of the individuals will change correspondingly. As the evolution progresses, the individuals will adapt to the new changes until they regain their tness.
Before this type of real-time fault adaptation can be achieved there are a number of issues which must be addressed:
1. The system must output a correct value at each time period (assuming the system is synchronous) this leads to the problem of identifying and outputing the optimal result from a generation of individuals. 2. What is the e ect of running a GP/GA for extended periods, what happens when the individuals have equal (optimal) tness?
Output selection
The output of the hardware system must be selected from the population of individuals. There are two methods currently being investigated, rst where the individuals are evaluated in parallel to the current optimum solution as seen in gure 1 and second where all of the individuals contribute in some way t o the output as seen in gure 2, this implies a generation of interacting individuals, something which m a y be of extreme importance for fault tolerance, very similar to the cellular automata (CA) 8]. The major drawback with the second method is evaluating the relative tnesses of the individuals, since we do not know the speci c 
Evaluation of individuals for extended periods
Harvey 1] describes his ideas for a species of individuals using a variable length genetic algorithm, and the limitation of the rate of increase of genotype length. Interest here is in the e ect of continued evolution, even when the population has reached perfect tness (on a simple problem), what would be the e ect of crossover and mutation (where mutation is point l i k e and applied at an average rate of x mutations per node)? The expectation was to nd the trees reaching a critical size at which further expansion only led to increased mutation and therefore lower tness. Instead the trees continually increased in size until they met the node limit for the algorithm. When the trees were evaluated, it was found that the majority of the tree was unused and it has been shown that in fact the individual has protected itself against the operation of crossover by increasing its size, so that in general the probability o f c hoosing a point within the useful part of the genotype is decreased! From this it can be seen that the evolutionary algorithm has a "hidden agenda", it not only optomises the tness measure, but also tries to protect itself against mutations and the operation of crossover. The question is, does this mean that crossover is in fact a bad operator? It seems to show that the algorithm tries to reduce the action of crossover upon the useful parts of the genotype, and in so doing reducing the amount o f c hange that occurs within the individual's genotype.
Evolved Fault Tolerance
Once it is accepted that the genotype can evolve to become less susceptible to mutations, it is interesting to suggestthat the genotype is evolving a type of fault tolerance. This would be a very useful operation, since it would be possible to create a fault tolerant system without having to design in extra redundancy explicitly.
For this to work, the mutation operator would have to be adapted so that it operates in a similar way to the e ect a hardware fault would have. This is a topic which is currently being researched.
Conclusion
Fault Tolerance is a critical area in many real-time applications, where the failure of a system could have catastrophic consequences. Unfortunately the manual design of fault tolerance techniques are time consuming and very expensive to implement, since the original hardware is often replicated three or more times to provide redundancy.
Real-Time Adaptable Evolvable Hardware could reduce these problems by adapting the hardware around faults in the system, as well as building fault tolerance into the hardware.
The only problem encountered so far is that of over growth of the genotype. This is due to the fact that the crossover operator does not work perfectly with the current c hosen node functions, this needs to be addressed in future versions of the algorithm.
